

**AMENDMENTS TO THE CLAIMS**

**Please cancel claim 19 without prejudice or disclaimer, and amend the remaining claims to read as follows. This listing of claims will replace all prior versions and listings of claims in the application:**

**LISTING OF CLAIMS:**

1. (*Canceled*)

2. (*Currently Amended*) A method for aligning data flows in time division frames, ~~including~~comprising the steps of:

measuring the phase of said input data flow with respect to the phase of a reference signal, for controlling the delay time introduced by a delay line in said input data flow depending on the measured phase, wherein the phase of the input data flow is measured in a time interval approximately corresponding to the transit time of a predefined data sequence comprised in said input data flow,

~~wherein~~detecting the flow of said ~~sure~~predefined data sequence containing a logic transition is detected, and

~~consequently~~generating an enable signal activating a phase sampling operation ~~is~~  
~~generated.~~

3. (*Currently Amended*) The method for aligning data flows in time division frames according to claim ~~22~~20, wherein, by said enable signal, a masked reference signal is obtained from the reference signal, said masked reference signal being active only during the passage of the ~~sure~~predefined data sequence containing a logic transition.

4. (*Currently Amended*) A method according to claim 20~~for aligning data flows in time division frames, that provides for measuring the phase of said input data flow with respect to the phase of a reference signal, for controlling the delay time introduced by a delay line in said input data flow depending on the measured phase, wherein the phase of the input data flow is measured in a time interval substantially corresponding to the transit time of a sure data sequence containing a logic transition, said sure data sequence being comprised in said input data flow, wherein~~said method further comprising the step of providing a further delay line ~~is provided with~~ a fixed delay for producing a plurality of delayed phases from the input data flow.

5. (*Currently Amended*) The method for aligning data flows in time division frames according to claim ~~34~~3, wherein said masked reference signal is used for controlling execution of the sampling operation of said plurality of delayed phases.

6. (*Currently Amended*) The method for aligning data flows in time division frames according to claim 5, wherein a second enable signal is obtained indicating the presence of ~~the~~a

logic transition in the ~~surepredefined~~ data sequence ~~containing a logic transition~~, and said second enable signal is used for activating the sampling operation of said plurality of delayed phases.

7. (*Previously Presented*) The method for aligning data flows in time division frames according to claim 6, wherein said second enable signal is obtained from a correction signal deriving from an alignment operation of the input data flow.

8. (*Currently Amended*) The method for aligning data flows in time division frames according to claim ~~220~~, wherein the result of said ~~sampling~~phase measurement operation is supplied to a control logic, which generates selection signals for controlling the delay time of the delay line, depending on the said result of the ~~sampling~~phase measurement operation.

9. (*Currently Amended*) The method for aligning data flows in time division frames according to claim 8, wherein the control logic decides ~~for incrementing~~whether to increment or decrementing~~decrement~~ by one ~~the~~an index i of the selection signals, provided at least one of the first two delayed phases or one of the last two delayed phases in at least one of ~~the~~a plurality of values sampled during the ~~whole~~ transit of the ~~surepredefined~~ sequence, differs from the phase of an aligned data flow.

10. (*Currently Amended*) A method for aligning data flows in time division frames, that provides for measuring the phase of said input data flow with respect to the phase of a reference

signal, for controlling the delay time introduced by a delay line in said input data flow depending on the measured phase, wherein

the phase of the input data flow is measured in a time interval ~~substantially~~ approximately corresponding to the transit time of a ~~sure~~ predefined data sequence containing a logic transition, said ~~sure~~ predefined data sequence being comprised in said input data flow, wherein said ~~sure~~ predefined data sequence is a frame alignment word and

~~that the~~ time division frames forming the input data flow are either SDH or Sonet frames.

11. *(Canceled)*

12. *(Currently Amended)* A phase alignment circuit of an input data flow in a time division frame, comprising a phase equalizer for equalizing the phase of a reference signal with the phase of the input data flow and driving, through appropriate selection signals, a variable delay line operating on the input data flow, wherein a detector is provided for the transit of a ~~sure~~ predefined data sequence containing a logic transition comprised in the input data flow, wherein said detector controls the operation of the phase equalizer through an enable signal.

13. *(Currently Amended)* The phase alignment circuit ~~of an input data flow in a time division frame~~ according to claim ~~12~~ 21, wherein a logic masker is provided for obtaining a masked clock signal from the combination of the enable signal and reference signal.

14. (*Currently Amended*) A phase alignment circuit according to claim 13 ~~of an input data flow in a time division frame, comprising a phase equalizer for equalizing the phase of a reference signal with the phase of the input data flow and driving, through appropriate selection signals, a variable delay line operating on the input data flow, wherein a detector is provided for the transit of a sure data sequence containing a logic transition comprised in the input data flow, wherein~~ further comprising, downstream of the ~~variable~~ said delay line, a further delay line is ~~provided~~ pertaining to the phase equalizer, which produces a plurality of delayed phases from the input data flow.

15. (*Currently Amended*) The phase alignment circuit of an input data flow in a time division frame according to claim 14, wherein the ~~phase equalizer~~ time delay circuit comprises a sampler of said plurality of delayed phases, which ~~employ~~ employs the masked clock signal as a clock signal.

16. (*Currently Amended*) The phase alignment circuit of an input data flow in a time division frame according to claim 15, wherein said sampler ~~of said delayed phase plurality~~ receives ~~at least a second~~ an enable signal generated by the detector, which indicates the transit of the transition in the ~~sure~~ predefined data sequence.

17. (*Currently Amended*) The phase alignment circuit of an input data flow in a time division frame according to claim 15, wherein the ~~phase equalizer~~ time delay circuit comprises a

control logic ~~arranged downstream the sampler,~~ for receiving the sampled values of the plurality of delayed phases and emitting the selection signals depending on them.

18. (*Currently Amended*) The phase alignment circuit of an input data flow in a time division frame according to claim ~~10~~11, wherein the variable delay line is obtained through a ladder of delay elements.

19. (*Canceled*)

Please add the following new claims:

20. (*New*) A method for aligning a data flow in time division frames, comprising the steps of:

detecting a pre-defined data sequence contained in said data flow;

in response to detection of said pre-defined data sequence, generating an enable signal during a time interval approximately corresponding to a transit time of said pre-defined data sequence;

in response to said enable signal, activating a measurement of the phase of said data flow with respect to the phase of a reference clock signal in said time interval, wherein the frequency of said reference clock signal is equal to a nominal frequency of said data flow; and

controlling a delay time introduced by a delay line in said data flow depending on the measured phase.

21. (*New*) A phase alignment circuit of an input data flow in a time division frame, comprising:

a detector for detecting a pre-defined data sequence contained in said data flow and in response thereto generating an enable signal during a time interval approximately corresponding to a transit time of said pre-defined data sequence;

a phase measurement circuit responsive to said enable signal to measure the phase of said data flow relative to the phase of a reference clock signal in said time interval, wherein the frequency of said reference clock signal is equal to the nominal frequency of said data flow; and

a time delay circuit for controlling a time delay introduced by a delay line in said data flow depending on the measure phase.